article · Journal of Computational Electronics

Interpretable graph neural network framework for ultra-low-power junctionless GAA FET current mirrors: bridging physics-based modeling and circuit design

20261 citationUniversity of Batna 1

In plain language

No abstract is available for this record, so no summary has been generated.

Research topics

Advancements in Semiconductor Devices and Circuit Design
Analog and Mixed-Signal Circuit Design
Ferroelectric and Negative Capacitance Devices

Sustainable Development Goals

7Affordable and Clean Energy

Read the original research

This page summarises published work. The authoritative version sits with the publisher.

View on publisher site Record on OpenAlex

DOI: 10.1007/s10825-025-02492-2

Is something wrong with this record? Report it or request removal.

Discussion

Discuss this research

Have you built on this work, tried to replicate it, or seen it applied in practice? Share what you know. Verified researchers and MARATTO™ domain experts can open a discussion, and any member can reply. Contributions are reviewed before they appear.

No discussion yet. Open the first thread.

New to MARATTO™? Create a free account.