Boarding and Acceleration on FPGA of an Obstacle Detection Module over Stereo Image

Abstract

This paper presents an accelerated algorithm realized on field programming gate array FPGA to mimic the human vision system. The FPGA is chosen as support owing to their real time propriety RTP. The proposed approach aims to detect any natural image and obtain a "cyclopean image" that provides information on the objects depth with a better details resolution. This strategy uses the common advantages of hybrid stereo imaging models in processing two images of the same scene captured from different viewing angles. Then, it merges the two views to produce a final image containing the depth information of different objects. The adopted algorithm is applied to obstacles detection in which execution time is experimented and shown in results below.